

20

Sec 2

Question (1):

1 Address field contain 20 where is operand?

a) Immediate

* operand is part of Instruction and has value 20.

b) Direct

* operand location is the content of

* operand location is memory location 20

c) Indirect

* operand location is content of memory location 20

d) Register

* operand location is register 20


e) Register Indirect

* operand location is content of register 20

2 Design datapath in single bus organization

then Add LOC, R2, R3

Assuming Instruction with two word



Add Loc, R2, R3

- 1) PC_{out}, MAR_{in}, Select 4, Add, Read, Z_{in}
- 2) ~~PC~~ Z_{out}, PC_{in}, Y_{in}, WMFC
- 3) MDR_{out} → IR_{in}
- 4) PC_{out}, MAR_{in}, Select 4, Add, Read, Z_{in}
- 5) Z_{out}, PC_{in}, Y_{in}, WMFC
- 6) MDR_{out}, MAR_{in}, Read
- 7) R2_{out} → Y_{in}, WMFC
- 8) MDR_{out}, Add, Select Y, Z_{in}
- 9) Z_{out}, R3_{in}, End

3

③

Hard wired

Advantages: Fast

micro programmed

Advantages: - Flexible

- Complex Instruction Set
- easy program

DIS advantage: - In Flexible

- Hard to be modified
- Limited complexity of instruction set
- Complex programs


DIS Advantages: - Slow

Structure:

- Control Unit is designed ~~as~~ State machine
- We use Decoder and Encoder and step Counter

Structure

- Control unit is Designed hierarchically in principle like CPU Design
- We use special memory called micro store



Add 1

- 1) PC out, MA
- 2) ~~PC~~ Zout
- 3) MDR ^{out}, P
- 4) PC out,
- 5) Zout, P
- 6) MDR out,
- 7) R2 out,
- 8) MDR out
- 9) Zout, R

Question (2):

1) Difference between subroutine and Interrupt Service Routine?

- 1- Subroutine perform task required by calling program
- 2- Interrupt Service routine may have no common thing with the interrupted program
- 3- Interrupt service routine and program may belong to different users
- 4- Subroutine is called by program
- 5- Interrupt service routine called by interrupt request of I/O Device
- 6- Subroutine stores only the content of PC
- 7- Interrupt Service routine stores PC and condition code flags and may store registers

(3)

Hard WI

Advantages: Fast

Disadvantages: - I

- H

- U

- C


Structure:

- Co

- W

on

2 Design 16 bit carry look ahead



To build this circuit we need to 4 4-bit carry look ahead

$$C_{16} = G_6^3 + P_p^3 G_6^2 + P_p^3 P_p^2 G_6^1 + P_p^3 P_p^2 P_p^1 G_6^0 + P_p^3 P_p^2 P_p^1 P_p^0 C_0$$

$C_{16} \rightarrow 5$ gates

$C_{12} \rightarrow 4$ gates

Carry look ahead need 14 gate

Inside 4-bit carry look ahead Adder Assuming that

we don't generate C_4, C_8, C_{12}, C_{16}

Inside carry look ahead need 9 gates

we have 4 Inside carry lookahead

For each cell we need 3 gates


We have 16 cell

Inside carry lookahead we need to generate G_6, P_p

so we need 4 gates for all G_6 and 1 gate for all P_p

$$\begin{aligned} \text{Total gates} &= 14 + 4 * 9 + 16 * 3 + 4 * 4 + 1 * 4 \\ &= \cancel{118} \text{ gates} \end{aligned}$$

$$= 118 \text{ gates}$$



Question (2)

③ A, B, C Connected to bus

C → high priority

A, B → same priority (low)

④ one Interrupt request Line

We use Interrupt Enable for that AE, BE, CE - Active High -

1- When A or B request an interrupt


AE = 0, BE = 0, CE = 1

2- When C request an interrupt

AE = 0, BE = 0, CE = 0

3- Default is that


AE = 1, BE = 1, CE = 1

~~We can't use also Interrupt Assembly~~~~We can't~~

b) Two Interrupt Line INTR1, INTR2

we use INTR1 for C


which has higher priority



1- When A or B request an interrupt

AE = 0, BE = 0, CE = 1

A, B will be served IF C don't request



2- When C request an interrupt

AE = 1, BE = 1, CE = 0 and C would be served

3- When A, B, C request an interrupt

AE = X, BE = X, CE = 0

But only C will be served

AE = X → Don't care